

FIG. 1

3

OP Code	Register #	Register #	Register #
Scalar-Vector Multiplication	Scalar Register	Source Vector Register	Destination Register

4 5 6 7

00000000 00000000 00000000 00000000

FIG. 2

2

A ₀	A ₁	A ₂	...	A ₆₃
B ₀	B ₁	B ₂	...	B ₆₃
C ₀	C ₁	C ₂	...	C ₆₃
D ₀	D ₁	D ₂	...	D ₆₃
		• • •		

0000000000000000 - 00000000




FIG. 3




HID2 register bit settings

Bit(s)	Name	Description
0	LSQE	Load/Store quantized enable (non-indexed format) 0 psq_l[u] and psq_st[u] instructions are illegal 1 psq_l[u] and psq_st[u] instructions can be used
1	WBE	Write buffer enable 0 write buffer is disabled 1 write buffer enabled to gather non-cacheable data
2	PSE	Paired singles enabled 0 paired singles instructions are illegal 1 paired singles instructions can be used
3	LCE	Locked cache enable 0 Cache is not partitioned - 32 kB of normal cache 1 Cache is partitioned - 16 kB of normal cache and 16 kB of locked cache available
4-7	DMAQL	DMA queue length (read only) the number of used queue positions in the DMA, from 0 (queue empty) to 15 (queue full)
8-31	-	Reserved

FIG. 4

00000000 00000000 00000000 00000000

26



42

FIG. 5

46

Op Code	Register #	N Position Bit(s)	Register #	Register #
Scalar-Vector Multiplication	Source Vector Register 1	Position Bit	Source Vector Register 2	Destination Vector Register

48 50 52 54 56

FIG. 6

00000000000000000000000000000000

ps_addx

Paired Single Add

ps_add frD, frA, frB (Rc = 0)

ps_add. frD, frA, frB (Rc = 1)

4	D	A	B	00000	21	Rc
0	5 6	10 11	15 16	20 21	25 26	30 31

FIG. 7

ps_madds0x

Paired Single Multiply-Add Scalar High

ps_madds0 **frD,frA,frC,frB** (**Rc = 0**)

ps_madds0. **frD,frA,frC,frB** (**Rc = 1**)

4	D	A	B	C	14	Rc
0	5 6	10 11	15 16	20 21	25 26	30 31

$$\text{frD_ps0} = \text{frA_ps0} * \text{frC_ps0} + \text{frB_ps0}$$

$$\text{frD_ps1} = \text{frA_ps1} * \text{frC_ps0} + \text{frB_ps1}$$

FIG. 8

ps_maddslx

Paired Single Multiply-Add Scalar Low

ps_madds1 **frD,frA,frC,frB** (**Rc = 0**)

ps_madds1. **frD,frA,frC,frB** (**Rc = 1**)

4	D	A	B	C	15	Rc
0	5 6	10 11	15 16	20 21	25 26	30 31

$$\text{frD_ps0} = \text{frA_ps0} * \text{frC_ps1} + \text{frB_ps0}$$

$$\text{frD_ps1} = \text{frA_ps1} * \text{frC_ps1} + \text{frB_ps1}$$

FIG. 9